



File View Edit Tools Window Help

Active

- L1: (0) bist ar
- L2: (0) bist ar
- L3: (137) bist
- L4: (123) 3 and
- L5: (27) 4 and
- L6: (30) 3 and

Failed

DB: USPAT;US;PGPUB;EPG;JPO;DERWENT;IBM;TDB

Default operator: OR

3 and 365/\$.ccls.

Highlight all hit terms initially

HRG form ISR form Image Text HTML

|    | U                        | 1                        | Document ID   | Issue Date | Pages | Title   | Current OR | Current XRef              | R |
|----|--------------------------|--------------------------|---------------|------------|-------|---|------------|---------------------------|---|
| 12 | <input type="checkbox"/> | <input type="checkbox"/> | US 6400619 B1 | 20020604   | 12    | Micro-cell redundancy scheme for high performance eDRAM   | 365/200    | 365/189.07;<br>365/230.03 |   |
| 13 | <input type="checkbox"/> | <input type="checkbox"/> | US 6396768 B2 | 20020528   | 94    | Synchronous semiconductor memory device allowing easy     | 365/233    | 365/189.05;<br>365/63     |   |
| 14 | <input type="checkbox"/> | <input type="checkbox"/> | US 6353563 B1 | 20020305   | 103   | Built-in self-test arrangement for integrated             | 365/201    | 714/25;<br>714/30;        |   |
| 15 | <input type="checkbox"/> | <input type="checkbox"/> | US 6333878 B1 | 20011225   | 64    | Semiconductor memory device having program circuit        | 365/200    | 365/225.7                 |   |
| 16 | <input type="checkbox"/> | <input type="checkbox"/> | US 6330200 B1 | 20011211   | 76    | Synchronous semiconductor memory device having            | 365/201    | 365/233                   |   |
| 17 | <input type="checkbox"/> | <input type="checkbox"/> | US 6324118 B1 | 20011127   | 76    | Synchronous semiconductor memory device having            | 365/233    | 365/230.03                |   |
| 18 | <input type="checkbox"/> | <input type="checkbox"/> | US 6310807 B1 | 20011030   | 47    | Semiconductor integrated circuit device including         | 365/200    | 365/201                   |   |
| 19 | <input type="checkbox"/> | <input type="checkbox"/> | US 6297997 B1 | 20011002   | 33    | Semiconductor device capable of reducing cost of analysis | 365/201    | 365/189.07;<br>365/200    |   |
| 20 | <input type="checkbox"/> | <input type="checkbox"/> | US 6259647 B1 | 20010710   | 94    | Synchronous semiconductor memory device allowing easy     | 365/230.01 | 365/189.01;<br>365/230.03 |   |
| 21 | <input type="checkbox"/> | <input type="checkbox"/> | US 6205064 B1 | 20010320   | 65    | Semiconductor memory device having program circuit        | 365/200    | 365/225.7                 |   |
| 22 | <input type="checkbox"/> | <input type="checkbox"/> | US 6111807 A  | 20000829   | 96    | Synchronous semiconductor memory device allowing easy     | 365/230.01 | 365/189.01;<br>365/230.03 |   |

HRG Details HTML

Ready

NUM

File View Edit Tools Window Help

Active

- L1: (0) bist ar
- L2: (0) bist ar
- L3: (137) bist
- L4: (123) 3 and
- L5: (27) 4 and
- L6: (30) 3 and

Failed

DB: USPAT, USPGPUB, EPO, JPO, DERWENT, IBM, TDB

Default operator: OR

3 and 365/\$.ccls.

Plural

Highlight all hit terms initially


SR form SR Num Image Text HTML

|    | U                        | 1                        | Document ID   | Issue Date | Pages | Title  | Current OR | Current XRef              | R |
|----|--------------------------|--------------------------|---------------|------------|-------|--|------------|---------------------------|---|
| 20 | <input type="checkbox"/> | <input type="checkbox"/> | US 6259647 B1 | 20010710   | 94    | Synchronous semiconductor memory device allowing easy  | 365/230.01 | 365/189.01;<br>365/230.03 |   |
| 21 | <input type="checkbox"/> | <input type="checkbox"/> | US 6205064 B1 | 20010320   | 65    | Semiconductor memory device having program circuit     | 365/200    | 365/225.7                 |   |
| 22 | <input type="checkbox"/> | <input type="checkbox"/> | US 6111807 A  | 20000829   | 96    | Synchronous semiconductor memory device allowing easy  | 365/230.01 | 365/189.01;<br>365/230.03 |   |
| 23 | <input type="checkbox"/> | <input type="checkbox"/> | US 6108252 A  | 20000822   | 10    | Integrated circuit memory devices having self-test     | 365/201    | 365/189.07;<br>714/719    |   |
| 24 | <input type="checkbox"/> | <input type="checkbox"/> | US 6011734 A  | 20000104   | 9     | Fuseless memory repair system and method of            | 365/200    | 365/195;<br>365/201;      |   |
| 25 | <input type="checkbox"/> | <input type="checkbox"/> | US 5983303 A  | 19991109   | 54    | Bus arrangements for interconnection of discrete       | 710/315    | 365/189.04;<br>710/21     |   |
| 26 | <input type="checkbox"/> | <input type="checkbox"/> | US 5909404 A  | 19990601   | 19    | Refresh sampling built-in self test and repair circuit | 365/201    | 365/200;<br>365/230.03    |   |
| 27 | <input type="checkbox"/> | <input type="checkbox"/> | US 5883843 A  | 19990316   | 109   | Built-in self-test arrangement for integrated          | 365/201    | 714/30;<br>714/724;       |   |
| 28 | <input type="checkbox"/> | <input type="checkbox"/> | US 5751987 A  | 19980512   | 31    | Distributed processing memory chip with embedded       | 711/5      | 365/230.04;<br>711/107    |   |
| 29 | <input type="checkbox"/> | <input type="checkbox"/> | US 5734919 A  | 19980331   | 162   | Systems, circuits and methods for mixed voltages       | 713/300    | 365/185.13;<br>365/63     |   |
| 30 | <input type="checkbox"/> | <input type="checkbox"/> | US 5386383 A  | 19950131   | 16    | Method and apparatus for controlling dynamic random    | 365/189.05 | 365/189.01;<br>365/201    |   |

Hit Details HTML

Ready

NUM






FIG. 3

(34) SEMICONDUCTOR DEVICE CAPABLE OF  
REDUCING COST OF ANALYSIS FOR  
FINDING REPLACEMENT ADDRESS IN  
MEMORY ARRAY

3,955,330 • 9/1999 Inohara et al. 371/21.1  
6,011,734 • 1/2000 Pappert 355/203

(75) Inventors: Jun Ohtani; Mitsuhiko Hamada, both  
of Hyogo (JP)

FOREIGN PATENT DOCUMENTS

9-245408 9/1997 (JP).

(73) Assignee: Mitsubishi Denki Kabushiki Kaisha,  
Tokyo (JP)

• cited by examiner

(\*) Notice: Subject to any disclaimer, the term of this  
patent is extended or adjusted under 35  
U.S.C. 154(b) by 0 days.

Primary Examiner—David Nelms  
Assistant Examiner—Thong Lo  
(74) Attorney, Agent, or Firm—McDermott, Will & Emery

(21) Appl. No.: 09/489,838

(37) ABSTRACT

(22) Filed: Dec. 13, 1999

(30) Foreign Application Priority Data

Jun. 30, 1999 (JP) 11-186168

(31) Int. Cl.<sup>7</sup> G11C 7/00

(32) U.S. Cl. 365/201; 365/189.07; 365/230


(36) Field of Search 365/200, 201,  
365/230.03, 189.04, 189.07, 210

(35) References Cited

U.S. PATENT DOCUMENTS

5,953,575 • 5/1999 Kikuda 371/21.2

13 Claims, 23 Drawing Sheets





~~written via custom command and address~~

```

graph LR
    DS[DATA SOURCE] --> DP[DATA PROCESSOR]
    DP --> DS
    DP --> DST[DATA STORAGE]
    DST --> DP
  
```

